

# MOS INTEGRATED CIRCUIT MC-4R128CEE6B, 4R128CEE6C

# Direct Rambus<sup>™</sup> DRAM RIMM<sup>™</sup> Module 128M-BYTE (64M-WORD x 16-BIT)

#### Description

The Direct Rambus RIMM module is a general-purpose high-performance memory module subsystem suitable for use in a broad range of applications including computer memory, personal computers, workstations, and other applications where high bandwidth and low latency are required.

MC-4R128CEE6B, 4R128CEE6C modules consists of eight 128M Direct Rambus DRAM (Direct RDRAM<sup>TM</sup>) devices (μPD488448). These are extremely high-speed CMOS DRAMs organized as 8M words by 16 bits. The use of Rambus Signaling Level (RSL) technology permits 600MHz, 711MHz or 800MHz transfer rates while using conventional system and board design technologies.

Direct RDRAM devices are capable of sustained data transfers at 1.25 ns per two bytes (10 ns per sixteen bytes).

The architecture of the Direct RDRAM enables the highest sustained bandwidth for multiple, simultaneous, randomly addressed memory transactions. The separate control and data buses with independent row and column control yield over 95 % bus efficiency. The Direct RDRAM's 32 banks support up to four simultaneous transactions per device.

#### **Features**

- 184 edge connector pads with 1mm pad spacing
- 128 MB Direct RDRAM storage
- Each RDRAM® has 32 banks, for 256 banks total on module
- Gold plated contacts
- RDRAMs use Chip Scale Package (CSP)
- Serial Presence Detect support
- Operates from a 2.5 V supply
- Low power and powerdown self refresh modes
- Separate Row and Column buses for higher efficiency


The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.



# **Order information**

Part number	Organization	I/O Freq.	RAS access time	Package	Mounted devices
		MHz	ns		
MC-4R128CEE6B - 845	64M x 16	800	45	184 edge connector pads RIMM	8 pieces of
MC-4R128CEE6B - 745		711	45	with heat spreader	μPD488448FB
MC-4R128CEE6B - 653		600	53	Edge connector : Gold plated	FBGA (D <sup>2</sup> BGA <sup>TM</sup> ) package
MC-4R128CEE6C - 845		800	45		8 pieces of
MC-4R128CEE6C - 745		711	45		μPD488448FF
MC-4R128CEE6C - 653		600	53		FBGA (μBGA <sup>®</sup> ) package

#### **Module Pad Configuration**





# **Module Pad Names**

Pad	Signal Name	Pad	Signal Name
A1	GND	B1	GND
A2	LDQA8	B2	LDQA7
А3	GND	В3	GND
A4	LDQA6	B4	LDQA5
A5	GND	B5	GND
A6	LDQA4	В6	LDQA3
A7	GND	В7	GND
A8	LDQA2	B8	LDQA1
A9	GND	В9	GND
A10	LDQA0	B10	LCFM
A11	GND	B11	GND
A12	LCTMN	B12	LCFMN
A13	GND	B13	GND
A14	LCTM	B14	NC
A15	GND	B15	GND
A16	NC	B16	LROW2
A17	GND	B17	GND
A18	LROW1	B18	LROW0
A19	GND	B19	GND
A20	LCOL4	B20	LCOL3
A21	GND	B21	GND
A22	LCOL2	B22	LCOL1
A23	GND	B23	GND
A24	LCOL0	B24	LDQB0
A25	GND	B25	GND
A26	LDQB1	B26	LDQB2
A27	GND	B27	GND
A28	LDQB3	B28	LDQB4
A29	GND	B29	GND
A30	LDQB5	B30	LDQB6
A31	GND	B31	GND
A32	LDQB7	B32	LDQB8
A33	GND	B33	GND
A34	LSCK	B34	LCMD
A35	Vcmos	B35	Vcmos
A36	SOUT	B36	SIN
A37	Vcmos	B37	Vcmos
A38	NC	B38	NC
A39	GND	B39	GND
A40	NC	B40	NC
A41	V <sub>DD</sub>	B41	V <sub>DD</sub>
A42	V <sub>DD</sub>	B42	Vdd
A43	NC	B43	NC
A44	NC	B44	NC
A45	NC	B45	NC
A46	NC	B46	NC

Pad	Signal Name	Pad	Signal Name
A47	NC	B47	NC
A48	NC	B48	NC
A49	NC	B49	NC
A50	NC	B50	NC
A51	V <sub>REF</sub>	B51	Vref
A52	GND	B52	GND
A53	SCL	B53	SA0
A54	V <sub>DD</sub>	B54	$V_{DD}$
A55	SDA	B55	SA1
A56	SV <sub>DD</sub>	B56	SVDD
A57	SWP	B57	SA2
A58	V <sub>DD</sub>	B58	V <sub>DD</sub>
A59	RSCK	B59	RCMD
A60	GND	B60	GND
A61	RDQB7	B61	RDQB8
A62	GND	B62	GND
A63	RDQB5	B63	RDQB6
A64	GND	B64	GND
A65	RDQB3	B65	RDQB4
A66	GND	B66	GND
A67	RDQB1	B67	RDQB2
A68	GND	B68	GND
A69	RCOL0	B69	RDQB0
A70	GND	B70	GND
A71	RCOL2	B71	RCOL1
A72	GND	B72	GND
	_		
A86	GND	B86	GND
A87	RDQA4	B87	RDQA3
A88	GND	B88	GND
A89	RDQA6	B89	RDQA5
A90	GND	B90	GND
A91	RDQA8	B91	RDQA7
A92	GND	B92	GND
A87 A88 A89 A90 A91	RDQA4 GND RDQA6 GND RDQA8	B87 B88 B89 B90 B91	RDQA3 GND RDQA5 GND RDQA7



# **Module Connector Pad Description**


(1/2)

Signal	I/O	Туре	Description
GND	_	_	Ground reference for RDRAM core and interface. 72 PCB connector pads.
LCFM	I	RSL	Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity.
LCFMN	I	RSL	Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity.
LCMD	I	Vcmos	Serial Command used to read from and write to the control registers. Also used for power management.
LCOL4LCOL0	I	RSL	Column bus. 5-bit bus containing control and address information for column accesses.
LCTM	_	RSL	Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity.
LCTMN	_	RSL	Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity.
LDQA8LDQA0	I/O	RSL	Data bus A. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. LDQA8 is non-functional on modules with x16 RDRAM devices.
LDQB8LDQB0	I/O	RSL	Data bus B. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. LDQB8 is non-functional on modules with x16 RDRAM devices.
LROW2LROW0	ı	RSL	Row bus. 3-bit bus containing control and address information for row accesses.
LSCK	I	Vcmos	Serial clock input. Clock source used to read from and write to the RDRAM control registers.
NC	_	_	These pads are not connected. These 24 connector pads are reserved for future use.
RCFM	I	RSL	Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity.
RCFMN	I	RSL	Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity.
RCMD	-	Vcmos	Serial Command Input used to read from and write to the control registers. Also used for power management.
RCOL4RCOL0	I	RSL	Column bus. 5-bit bus containing control and address information for column accesses.
RCTM	I	RSL	Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity.
RCTMN	I	RSL	Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity.
RDQA8RDQA0	I/O	RSL	Data bus A. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. RDQA8 is non-functional on modules with x16 RDRAM devices.
RDQB8RDQB0	I/O	RSL	Data bus B. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. RDQB8 is non-functional on modules with x16 RDRAM devices.
RROW2RROW0	ı	RSL	Row bus. 3-bit bus containing control and address information for row accesses.

(2/2)

Signal	I/O	Туре	Description	
RSCK	I	Vcmos	Serial clock input. Clock source used to read from and write to the RDRAM control registers.	
SA0	1	SVDD	Serial Presence Detect Address 0.	
SA1	1	SVDD	Serial Presence Detect Address 1.	
SA2	1	SVDD	Serial Presence Detect Address 2.	
SCL	1	SVDD	Serial Presence Detect Clock.	
SDA	I/O	SVDD	Serial Presence Detect Data (Open Collector I/O).	
SIN	I/O	Vcmos	Serial I/O for reading from and writing to the control registers. Attaches to SIO0 of the first RDRAM on the module.	
SOUT	I/O	Vcmos	Serial I/O for reading from and writing to the control registers. Attaches to SIO1 of the last RDRAM on the module.	
SVDD	_	_	SPD Voltage. Used for signals SCL, SDA, SWP, SA0, SA1 and SA2.	
SWP	I	SVDD	Serial Presence Detect Write Protect (active high). When low, the SPD can be written as well as read.	
Vcmos	_	_	CMOS I/O Voltage. Used for signals CMD, SCK, SIN, SOUT.	
VDD	_	_	Supply voltage for the RDRAM core and interface logic.	
VREF	_	_	Logic threshold reference voltage for RSL signals.	

#### **Block Diagram**



Remarks 1. Rambus Channel signals form a loop through the RIMM module, with the exception of the SIO chain.

2. See Serial Presence Detection Specification for information on the SPD device and its contents.



# **Electrical Specification**

# **Absolute Maximum Ratings**

Symbol	Parameter	MIN.	MAX.	Unit
V <sub>I,ABS</sub>	Voltage applied to any RSL or CMOS signal pad with respect to GND	-0.3	VDD + 0.3	V
V <sub>DD,ABS</sub>	Voltage on VDD with respect to GND	-0.5	VDD + 1.0	V
TSTORE	Storage temperature	-50	+100	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

# **DC Recommended Electrical Conditions**

Symbol	Parameter and conditions	MIN.	MAX.	Unit	
VDD	Supply voltage		2.50 – 0.13	2.50 + 0.13	V
Vcmos	CMOS I/O power supply at pad	2.5V controllers	2.5 – 0.13	2.5 + 0.25	V
		1.8V controllers	1.8 – 0.1	1.8 + 0.2	
V <sub>REF</sub>	Reference voltage		1.4 – 0.2	1.4 + 0.2	٧
VIL	RSL input low voltage		Vref – 0.5	Vref - 0.2	V
ViH	RSL input high voltage	V <sub>REF</sub> + 0.2	Vref + 0.5	٧	
VIL,CMOS	CMOS input low voltage	-0.3	0.5VCMOS - 0.25	V	
VIH,CMOS	CMOS input high voltage		0.5Vсмоѕ+0.25	Vcmos + 0.3	٧
Vol,cmos	CMOS output low voltage, IoL,CMOS = 1 mA		_	0.3	٧
Voн,смоs	CMOS output high voltage, loн,смоs = -0.25 mA		Vсмоs – 0.3	_	V
<b>I</b> REF	Vref current, Vref,max	-80.0	+80.0	μΑ	
Isck,cmd	CMOS input leakage current, (0 ≤ VcMos ≤ Vdd)	-80.0	+80.0	μΑ	
Isin,sout	CMOS input leakage current, (0 ≤ VcMos ≤ Vdd)		-10.0	+10.0	μΑ



#### **AC Electrical Specifications**

Symbol	Parameter and Conditions		MIN.	TYP.	MAX.	Unit
Z	Module Impedance		25.2	28	30.8	Ω
T <sub>PD</sub>	Average clock delay from finger to finger of all RSL clock nets	-845			1.50	ns
	(CTM, CTMN,CFM, and CFMN)	-745			1.50	
		-653			1.60	
$\DeltaT_PD$	Propagation delay variation of RSL signals with respect to TPD Note1,2		-21		+21	ps
$\DeltaT$ PD-CMOS	Propagation delay variation of SCK and CMD signals with respect to an average clock delay Note1		-100		+100	ps
Va/VIN	Attenuation Limit	-845			16	%
		-745			16	
		-653			10	
Vxf/Vin	Forward crosstalk coefficient	-845			4	%
	(300ps input rise time 20% - 80%)	-745			4	
		-653			4	
Vxb/Vin	Backward crosstalk coefficient	-845			2.0	%
	(300ps input rise time 20% - 80%)	-745			2.0	
		-653			2.0	
R <sub>DC</sub>	DC Resistance Limit	-845			0.8	Ω
		-745			0.8	
		-653			0.8	

- **Notes 1.** TPD or Average clock delay is defined as the average delay from finger to finger of all RSL clock nets (CTM, CTMN, CFM, and CFMN).
  - 2. If the RIMM module meets the following specification, then it is compliant to the specification. If the RIMM module does not meet these specifications, then the specification can be adjusted by the "Adjusted  $\Delta$ TPD Specification" table.

#### Adjusted ∆TPD Specification

Symbol	Parameter and conditions	Adjusted MIN./MAX.	Absolute		Unit
			MIN.	MAX.	
$\DeltaT_PD$	Propagation delay variation of RSL signals with respect to TPD	+/- [17+(18*N*∆Z0)] Note	-30	+30	ps

**Note** N = Number of RDRAM devices installed on the RIMM module.

 $\Delta Z0 = \text{delta } Z0\% = (MAX. Z0 - MIN. Z0) / (MIN. Z0)$ 

(MAX. Z0 and MIN. Z0 are obtained from the loaded (high impedance) impedance coupons of all RSL layers on the module.)



# **RIMM Module Current Profile**

IDD	RIMM module power conditions	MAX.	Unit
I <sub>DD1</sub>	One RDRAM in Read , balance in NAP mode	TBD	mA
I <sub>DD2</sub>	One RDRAM in Read , balance in Standby mode	TBD	mA
I <sub>DD3</sub>	One RDRAM in Read , balance in Active mode	TBD	mA
IDD4	One RDRAM in Write, balance in NAP mode	TBD	mA
I <sub>DD5</sub>	One RDRAM in Write, balance in Standby mode	TBD	mA
IDD6	One RDRAM in Write, balance in Active mode	TBD	mA



# **Timing Parameters**

The following timing parameters are from the RDRAMs pins, not the RIMM. Please refer to the RDRAM data sheet ( $\mu$ PD488448, 488488) for detailed timing diagrams.


Para-	Description		MIN.		MAX.	Units
meter		-845	-745	-653		
trc	Row Cycle time of RDRAM banks - the interval between ROWA packets with ACT commands to the same bank.	28	28	28	_	tcycle
t <sub>RAS</sub>	RAS-asserted time of RDRAM bank - the interval between ROWA packet with ACT command and next ROWR packet with PRER Note 1 command to the same bank.	20	20	20	Note 2 64μS	tcycle
trp	Row Precharge time of RDRAM banks - the interval between ROWR packet with PRER Note 1 command and next ROWA packet with ACT command to the same bank.	8	8	8	_	<b>t</b> cycle
<b>t</b> PP	Precharge-to-precharge time of RDRAM device - the interval between successive ROWR packets with PRER Note 1 commands to any banks of the same device.	8	8	8	_	tcycle
trr	RAS-to-RAS time of RDRAM device - the interval between successive ROWA packets with ACT commands to any banks of the same device.	8	8	8	_	tcycle
trcd	RAS-to-CAS Delay - the interval from ROWA packet with ACT command to COLC packet with RD or WR command. Note - the RAS-to-CAS delay seen by the RDRAM core (trcD-c) is equal to trcD-c = 1 + trcD because of differences in the row and column paths through the RDRAM interface.	9	7	7	_	tcycle
tcac	CAS Access delay - the interval from RD command to Q read data. The equation for tcac is given in the TPARM register.	8	8	8	12	tcycle
tcwd	CAS Write Delay - interval from WR command to D write data.	6	6	6	6	tcycle
tcc	CAS-to-CAS time of RDRAM bank - the interval between successive COLC commands.	4	4	4	_	tcycle
<b>t</b> PACKET	Length of ROWA, ROWR, COLC, COLM or COLX packet.	4	4	4	4	tcycle
trtr	Interval from COLC packet with WR command to COLC packet which causes retire, and to COLM packet with bytemask.	8	8	8	_	tcycle
toffp	The interval (offset) from COLC packet with RDA command, or from COLC packet with retire command (after WRA automatic precharge), or from COLC packet with PREC command, or from COLX packet with PREX command to the equivalent ROWR packet with PRER. The equation for toffper is given in the TPARM register.	4	4	4	4	tcycle
trdp	Interval from last COLC packet with RD command to ROWR packet with PRER.	4	4	4	_	tcycle
<b>t</b> RTP	Interval from last COLC packet with automatic retire command to ROWR packet with PRER.	4	4	4	_	tcycle


Notes 1. Or equivalent PREC or PREX command.


2. This is a constraint imposed by the core, and is therefore in units of ms rather than tcycle.

Package Drawings [MC-4R128CEE6B]

# 184 EDGE CONNECTOR PADS RIMM (SOCKET TYPE)










ITEM	MILLIMETERS
Α	133.35 TYP.
A1	133.35±0.13
В	55.175
B1	1.00±0.10
С	11.50
C1	3.00±0.10
D	45.00
E	32.00
F	45.00
G	5.675
Н	47.625
ı	25.40
J	47.625
K	6.35
L	1.00 TYP.
М	31.75±0.13
M1	11.97
M2	19.78
N	29.21
0	17.78
Р	4.00±0.10
Q	R 2.00
R	3.00±0.10
S	φ2.44
Т	1.27±0.10
V	2.24 MAX.
W	0.80±0.10
Х	2.99
Y	0.15
Z	2.00±0.10

# [MC-4R128CEE6C]

# 184 EDGE CONNECTOR PADS RIMM (SOCKET TYPE)








0

ITEM	MILLIMETERS			
A	133.35 TYP.			
A1	133.35±0.13			
В	55.175			
B1	1.00±0.10			
С	11.50			
C1	3.00±0.10			
D	45.00			
Е	32.00			
F	45.00			
G	5.675			
Н	47.625			
I	25.40			
J	47.625			
K	6.35			
L	1.00 TYP.			
M	31.75±0.13			
M1	11.97			
M2	19.78			
N	29.21			
0	17.78			
P	4.00±0.10			
Q	R 2.00			
R	3.00±0.10			
S	$\phi$ 2.44			
Т	1.27±0.10			
V	2.43 MAX.			
W	0.80±0.10			
X	2.99			
Y	0.15			
Z	2.00±0.10			
R S T V W X	3.00±0.10 \$\phi\$2.44 1.27±0.10 2.43 MAX. 0.80±0.10 2.99 0.15			

# **★** [MC-4R128CEE6B, MC-4R128CEE6C]

# **184 EDGE CONNECTOR PADS RIMM (SOCKET TYPE)**



ITEM	DESCRIPTION	MIN.	TYP.	MAX.	UNIT
А	PCB length	133.22	133.35	133.48	mm
В	PCB height for 1.25" RIMM Module	31.62	31.75	31.88	mm
С	Center-center pad width from pad A1 to A46,	44.95	45.00	45.05	mm
	A47 to A92, B1 to B46 or B47 to B92				
D	Spacing from PCB left edge to connector key notch	-	55.175	-	mm
E	E Spacing from contact pad PCB edge		17.78	-	mm
	to side edge retainer notch				
F	PCB thickness	1.17	1.27	1.37	mm
G	Heat spreader thickness from PCB surface (one side) to	-	-	3.09	mm
	heat spreader top surface				
Н	RIMM thickness	-	-	4.46	mm

#### NOTES FOR CMOS DEVICES -

# 1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

#### Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

#### (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

#### Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

#### (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

#### Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.



Rambus, RDRAM and the Rambus Logo are registered trademarks of Rambus Inc.

DirectRambus, DirectRDRAM, RIMM, RModule and RSocket are trademarks of Rambus Inc.

μBGA is a registered trademark of Tessera Inc.

D<sup>2</sup>BGA is a trademark of NEC Corporation.

#### **CAUTION FOR HANDLING MEMORY MODULES**

When handling or inserting memory modules, be sure not to touch any components on the modules, such as the memory IC, chip capacitors and chip resistors. It is necessary to avoid undue mechanical stress on these components to prevent damaging them.

When re-packing memory modules, be sure the modules are NOT touching each other. Modules in contact with other modules may cause excessive mechanical stress, which may damage the modules.

- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- No part of this document may be copied or reproduced in any form or by any means without the prior written
  consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in
  this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
  rights of third parties by or arising from use of a device described herein or any other liability arising from use
  of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
  intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these circuits,
  software, and information in the design of the customer's equipment shall be done under the full responsibility
  of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third
  parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
  - "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.
    - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
    - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
    - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

M7 98.8